Init_BYTEFLIGHT
 
General Info
Properties
Methods



Init Code Usage

Embedded Beans
CPU Beans
About Beans
Bean Categories



Bean icon
 
  Bean Init_BYTEFLIGHT for HCS12
 
Byteflight communication interface (BYTEFLIGHT)

Parameters of the bean.

Properties:
  • Bean name - Name of the bean.
  • Device - Selection of the Byteflight communication device module.
  • Settings - Common BYTEFLIGHT module settings.
    • Master Select - This item selects the node as bus master or as bus slave.
      This item modifies the MASTER bit in the BFMCR register.

      There are 2 options:

      • Master: The interface is a master and generates the SYNC pulses.
      • Slave: The interface is a slave and verifies the SYNC pulses.

    • Stay in initialization mode - When this item is set, the module immediately enters the initialization state. When this item is clear, the module immediately leaves the initialization state.
      This item modifies the INITRQ bit in the BFMCR register.
    • Generated wake up pulses - If this item is set module will be generated wake up pulse sequence after init. mode leaving.
      This item modifies the WPULSE bit in the BFMCR register.
    • Master Pulses - If the Master select item and the Alarm Master Pulses are set, ALARM pulses are transmitted.
      This item modifies the ALARM bit in the BFMCR register.

      There are 2 options:

      • ALARM: The interface generates ALARM pulses on next t_cyc
      • Normal SYNC: The interface generates normal SYNC pulses.

    • Enter to Sleep Mode - This item requests the module to enter sleep mode, the clock will be stopped.
      This item modifies the SLPRQ bit in the BFMCR register.
    • Stop in Wait Mode - Byteflight Module Stops in Wait Mode.
      This item modifies the SSWAI bit in the BFMCR register.
    • Time t_wx0_tx register - The time configuration register 1 contains the specific programmable time t_wx0_tx for the node. Only a hard reset will clear the register.
      This item modifies all bits in the BFTCR1 register.
    • Offset Time t_wx0_tx [ns] - The time configuration register 1 contains the specific programmable time t_wx0_tx for the node. This item is influenced by the following properties: Time t_wx0_tx register.
    • Time t_wx0_rx register - The time configuration register 2 contains the specific programmable time t_wx0_rx for the node.
      Only a hard reset will clear the register. This item modifies all bits in the BFTCR2 register.
    • OffsetTime t_wx0_rx [ns] - The time configuration register 2 contains the specific programmable time t_wx0_rx for the node. This item is influenced by the following properties: Time t_wx0_rx register.
    • Time t_wx0_delta register - The time configuration register 3 contains the specific programmable time t_wx0_delta for the node. Only a hard reset will clear the register.
      This item modifies all bits in the BFTCR3 register.
    • Offset Time t_wx0_delta [ns] - The time configuration register 3 contains the specific programmable time t_wx0_delta for the node. This item is influenced by the following properties: Time t_wx0_delta register.
    • Receive FIFO - If enabled, receive FIFO of size up to 16 buffers can be specified.
      • Size of FIFO - The number of buffers, starting from buffer 0, assigned to the receive FIFO can be selected. Values up to 16 are possible.
        This item modifies FSIZ0 up to FSIZ4 bits in the BFFSIZR register.
      • Buffer number for FIFO access - To access receive FIFO, specify this buffer number in ReadFrame method (for information only).
      • FIFO Identifier Acceptance - FIFO Identifier Acceptance.
        This item modifies all bits in the BFFIDAC register.
      • FIFO Identifier Mask - FIFO Identifier Mask.
        This item modifies all bits in the BFFIDMR register.
      • FIFO Identifier Rejection - FIFO Identifier Rejection.
        This item modifies all bits in the BFFIDRJ register.
      • FIFO Identifier Rejection Mask - FIFO Identifier Rejection Mask.
        This item modifies all bits in the BFFIDRMR register.
    • Dedicated receive buffers - If enabled, dedicated receive buffers can be specified.
      • Buffers - Dedicated receive buffers.
        One item of the list looks like:
        Buffer 0 - Dedicated Receive buffer settings.
        • Receive identifier init - Initial value of the received buffer identifier. The Byteflight transfers received message to the dedicated receive buffer with matching identifier (ID).
        • Buffer number - To access the buffer, specify the Buffer number in ReadFrame method (for information only).
    • Transmit buffers - This item enables a transmit buffers.
      • Transmit buffers count - Number of transmit buffers.
        This item modifies the CFG bit in the BFBUFCTL0 register to the BFBUFCTL15 register.
      • Interval of Buffer numbers - To access the buffers, specify one of Buffer numbers in SendFrame or SendFrameExt methods (for information only).
  • Pins - Module pins/signals settings.
  • Interrupts - Interrupts settings of the module.
    • Receive FIFO Not Empty - Receive FIFO Not Empty interrupt settings.
      • Receive FIFO Not Empty - Enable interrupt of Receive FIFO Not Empty.
        This item modifies the RCVFIE bit in the BFRIER register.
      • Interrupt - Interrupt vector (for information only).
      • Priority - Priority of Receive FIFO Not Empty interrupt.
      • ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the bean module header file.
    • Receive - Receive interrupt settings.
      • Receive - Receive interrupt enable.
        This item modifies the RXIE bit in the BFRIER register.
      • Interrupt - Interrupt vector (for information only).
      • Priority - Priority of Receive interrupt .
      • ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the bean module header file.
    • XSYNC Pulse - XSYNC Pulse interrupt settings.
      • XSYNC Pulse - XSYNC Pulse interrupt enable.
        This item modifies the XSYNIE bit in the BFRIER register.
      • Interrupt - Interrupt vector (for information only).
      • ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the bean module header file.
    • Synchronization - Synchronization interrupt settings.
      • Interrupt - Interrupt vector (for information only).
      • Synchr. Pulse ALARM - Synchr. Pulse ALARM.
        This item modifies the SYNAIE bit in the BFRIER register.
      • Synchr. Pulse NORMAL - Synchr. Pulse NORMAL.
        This item modifies the SYNNIE bit in the BFRIER register.
      • Priority - Priority of Synchronization interrupts.
      • ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the bean module header file.
    • General - General interrupt settings.
      • Interrupt - Interrupt vector (for information only).
      • Slot Mismatch - Slot Mismatch interrupt enable.
        This item modifies the SLMMIE bit in the BFRIER register.
      • Transmit - Transmit interrupt enable.
        This item modifies the TXIE bit in the BFGIER register.
      • Receive FIFO Overrun - Receive FIFO Overrun interrupt enable.
        This item modifies the OVRNIE bit in the BFGIER register.
      • Message Format Error - Message Format Error interrupt enable.
        This item modifies the ERRIE bit in the BFGIER register.
      • SYNC Pulse Too Early Error - Enable interrupt of SYNC Pulse Too Early Error.
        This item modifies the SYNEIE bit in the BFGIER register.
      • SYNC Pulse Lost Error - SYNC Pulse Lost Error interrupt enable.
        This item modifies the SYNLIE bit in the BFGIER register.
      • Illegal Pulse Error - Illegal Pulse Error interrupt enable.
        This item modifies the ILLPIE bit in the BFGIER register.
      • Locking Error - Locking Error interrupt enable.
        This item modifies the LOCKIE bit in the BFGIER register.
      • Wake up - Wake up interrupt enable.
        This item modifies the WAKEIE bit in the BFGIER register.
      • Priority - Priority of general interrupts.
      • ISR name - Name of the interrupt service routine (ISR) invoked by this interrupt vector.
        Note: The routine must handle all interrupt flags correctly. The routine must be implemented in the user code, it is not generated by Processor Expert. Find external prototypes of the ISRs in the bean module header file.
    • Message Buffer 0 interrupt - Message Buffer 0 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL0 register.
    • Message Buffer 1 interrupt - Message Buffer 1 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL1 register.
    • Message Buffer 2 interrupt - Message Buffer 2 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL2 register.
    • Message Buffer 3 interrupt - Message Buffer 3 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL3 register.
    • Message Buffer 4 interrupt - Message Buffer 4 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL4 register.
    • Message Buffer 5 interrupt - Message Buffer 5 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL5 register.
    • Message Buffer 6 interrupt - Message Buffer 6 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL6 register.
    • Message Buffer 7 interrupt - Message Buffer 7 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL7 register.
    • Message Buffer 8 interrupt - Message Buffer 8 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL8 register.
    • Message Buffer 9 interrupt - Message Buffer 9 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL9 register.
    • Message Buffer 10 interrupt - Message Buffer 10 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL10 register.
    • Message Buffer 11 interrupt - Message Buffer 11 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL11 register.
    • Message Buffer 12 interrupt - Message Buffer 12 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL12 register.
    • Message Buffer 13 interrupt - Message Buffer 13 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL13 register.
    • Message Buffer 14 interrupt - Message Buffer 14 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL14 register.
    • Message Buffer 15 interrupt - Message Buffer 15 interrupt enable.
      This item modifies the IENA bit in the BFBUFCTL15 register.
  • Inittialization - Initialization options of the module.
    • Call Init in CPU init. code - The Init method of the bean may be called after power-on or reset (in initialization code) by PE.
      yes - The Init method is called by PE.
      no - The Init method is not called by PE, it should be called in user's code.
    • Byteflight module - Byteflight module enable.
      This item modifies the BFEN bit in the BFPCTLBF register.


Processor ExpertTM and Embedded BeansTM are registered trademarks of UNIS, Ltd.
©1997-2005, UNIS, Ltd.