TimerOut
 
 
 Bean TimerOut
 
Flip-flop output 1:1
High Level Bean

This bean implements a periodic signal generator 1:1 (duty-cycle ratio is 50%). The signal alternates "0" and "1" output values at constant intervals.

The initial output signal level (after power-on or reset) is Low="0".
Period and frequency of the generated signal:
period: T = t0 + t1
frequency: f =1 / T

This bean belongs to the category: CPU Internal Peripherals-Timer



Processor ExpertTM and Embedded BeansTM are registered trademarks of UNIS, Ltd.
©1997-2005, UNIS, Ltd.